The main idea is that the unit of memory that is transferred between
a cache and the CPU is bound by the addressing mode. Also, the way
you split the bits into TIO could differ.
Post by Henrik Alfke
I don't exactly understand Question 3 of Quiz 14. Can somebody help me out.